Jr: High-speed multiplier design using multi-input counter and compressor circuits (0)

by M Mehta, V Parmmar, E Swartzlander
Venue:1991 IEEE Conf. on Computer Arithmetic