High-Speed Multiplier Design Using Multi-Input Counter and Compressor Circuits (1991)

by M Mehta, V Parmar, E Swartzlander
Venue:in Proc. of the 10th IEEE Symposium on Computer Arithmetic