Instruction Architecture for a High Performance (0)

by K Kurosawa, S Yamaguchi, S Abe, T Bandoh
Venue:Integrated Prolog Processor IPP. In 5th ICSLP