Results 1 
4 of
4
A cascaded sigmadelta pipeline A/D converter with 1.25 MHz signal bandwidth and 89 dB SNR
 IEEE Journal of SolidState Circuits
, 1997
"... Abstract — A lownoise multibit sigma–delta analogtodigital converter (ADC) architecture suitable for operation at low oversampling ratios is presented. The ADC architecture uses an efficient highresolution pipelined quantizer while avoiding loop stability degradation caused by pipeline latency. ..."
Abstract

Cited by 13 (0 self)
 Add to MetaCart
Abstract — A lownoise multibit sigma–delta analogtodigital converter (ADC) architecture suitable for operation at low oversampling ratios is presented. The ADC architecture uses an efficient highresolution pipelined quantizer while avoiding loop stability degradation caused by pipeline latency. A 16b implementation of the architecture, fabricated in a 0.6"m CMOS process, cascades a secondorder 5b sigma–delta modulator with a fourstage 12b pipelined ADC and operates at a low 8X oversampling ratio. Static and dynamic linearity of the integrated ADC are improved through the use of dynamic element matching techniques and the use of bootstrapped and clockboosted input switches. The ADC operates at a 20 MHz clock rate and dissipates 550 mW with a 5 V/3 V analog/digital supply. It achieves an SNR of 89 dB over a 1.25MHz signal bandwidth and a total harmonic distortion (THD) of 098 dB with a 100kHz input signal. Index Terms—Analogdigital conversion, bootstrapped switch, digital filters, dynamic element matching, pipeline processing, sigma–delta modulation, switched capacitor circuits. I.
An Audio ADC DeltaSigma Modulator with 100dB Peak SINAD and 102dB DR Using a SecondOrder MismatchShaping DAC
 IEEE J. Solid State Circuits
, 2001
"... A secondorder audio analogtodigital converter (ADC) 16 modulator using a secondorder 33level treestructured mismatchshaping digitaltoanalog converter (DAC) is presented. Key logic simplifications in the design of the mismatch shaping DAC encoder are shown which yield the lowest complexit ..."
Abstract

Cited by 9 (4 self)
 Add to MetaCart
A secondorder audio analogtodigital converter (ADC) 16 modulator using a secondorder 33level treestructured mismatchshaping digitaltoanalog converter (DAC) is presented. Key logic simplifications in the design of the mismatch shaping DAC encoder are shown which yield the lowest complexity secondorder mismatchshaping DAC known to the authors. The phenomenon of signaldependent DAC noise modulation in mismatchshaping DACs is illustrated, and a modified secondorder inputlayer switching block is presented which reduces inband DAC noise modulation by 6 dB. Implementation details and measured performance of the 3.3V 0.5 m singlepoly CMOS prototype are presented. All 12 prototype devices achieve better than 100dB signaltonoiseanddistortion and 102dB dynamic range over a 1020 kHz measurement bandwidth. Index Termsanalogdigital conversion, CMOS analog integrated circuits, deltasigma modulation, digitalanalog conversion, dynamic element matching, mixed analogdigital integrated circuits. I.
Simplified Logic for FirstOrder and SecondOrder MismatchShaping DigitaltoAnalog Converters
 AND GALTON: NECESSARY AND SUFFICIENT CONDITIONS FOR MISMATCH SHAPING 759
, 2001
"... Mismatchshaping digitaltoanalog converters (DACs) have become widely used in highperformance deltasigma data converters because they facilitate deltasigma modulators with multibit quantization. Relative to singlebit quantization, multibit quantization significantly relaxes the analog circuit ..."
Abstract

Cited by 8 (5 self)
 Add to MetaCart
Mismatchshaping digitaltoanalog converters (DACs) have become widely used in highperformance deltasigma data converters because they facilitate deltasigma modulators with multibit quantization. Relative to singlebit quantization, multibit quantization significantly relaxes the analog circuit performance necessary to achieve a given level of data converter precision, but significant digital logic is required to perform the mismatch shaping. In modern very large scale integration processes optimized for digital circuitry, this tends to be a good tradeoff in terms of both area and power consumption. It is nonetheless desirable to minimize the digital complexity as much as possible. Moreover, in deltasigma analogtodigital converters the mismatchshaping logic is in the feedback path of the deltasigma modulator, so it is essential to maintain a sufficiently small propagation delay through the mismatchshaping logic. This paper presents and analyzes several variations of the switching blocks within a treestructured mismatchshaping DAC that result in the most hardwareefficient firstorder and secondorder mismatch shaping DAC implementations yet known to the authors. The variations presented allow designers to tradeoff complexity for propagationdelay reduction so as to tailor designs to specific applications.
A 1.5V, 10bit, 14.3MS/s CMOS Pipeline AnalogtoDigital Converter
"... A 1.5V, 10bit, 14.3MS/s pipeline analogtodigital converter was implemented in a 0.6m CMOS technology. Emphasis was placed on observing device reliability constraints at low voltage. MOS switches were implemented without lowthreshold devices by using a bootstrapping technique that does not subj ..."
Abstract
 Add to MetaCart
A 1.5V, 10bit, 14.3MS/s pipeline analogtodigital converter was implemented in a 0.6m CMOS technology. Emphasis was placed on observing device reliability constraints at low voltage. MOS switches were implemented without lowthreshold devices by using a bootstrapping technique that does not subject the devices to large terminal voltages. The converter achieved a peak signaltonoiseanddistortion ratio of 58.5 dB, maximum differential nonlinearity of 0.5 least significant bit (LSB), maximum integral nonlinearity of 0.7 LSB, and a power consumption of 36 mW. Index TermsAnalog to digital, low voltage, reliability. I. INTRODUCTION I N mixedmode analogtodigital (A/D) interfaces, there are many applications where a videorate A/D converter (ADC) is integrated with complex digital signalprocessing (DSP) blocks in a compatible, lowcost technologyparticularly CMOS. Such applications include camcorders, wireless localarea network transceivers, and digital settop boxes. Ad...