Efficient VLSI-realizable decimators for sigma-delta analog-to-digital converters (0)

by T Saramaki, H Tenhunen
Venue:in proc. International