Finite-State Models for Logical Machines (1968)

by F HENNIE
Venue:Paper 18.1 371 HUDLI, R., AND SETH, S. Temporal Logic Based Test Generation for Sequential Circuits . In Proc. of IFIP Conference on CAD Systems Using AI Techniques