Liu: “Simulated annealing for VLSI design (0)

by D F Wong, H W Leong, C L