Switch-level delay models for digital (1984)

by J Ousterhout
Venue:MOS VLSI,” in Proc. DAC