Simultaneous gate and interconnect sizing for circuit-level delay optimization (1995)

by N Menezes, S Pullela, L T Pileggi
Venue:Proc. IEEE/ACM Design Automation Conf