Statistical timing analysis of combinational logic circuits,” Very Large Scale Integration (VLSI) Systems (1993)

by H Jyu, S Malik, S Devadas, K Keutzer
Venue:IEEE Transactions on