Timing and area optimization for standard-cell VLSI circuit design (1995)

by W Chuang, S S Sapatnekar, I N Hajj
Venue:IEEE Transactions on Computer-Aided Design