An Efficient Approach to Simultaneous Transistor and Interconnect Sizing,” to appear (1996)

by J Cong, L He
Venue:in Proc. Int’l Conf. on Computer-Aided Design