An efficient approach to simultaneous transistor and interconnect sizing (1996)

by J Cong, L He
Venue:in Proc. IEEE Int. Conf. Computer-Aided Design