Modulo scheduling with integrated register spilling for clustered VLIW architectures (2001)

by Javier Zalamea, Josep Llosa, Eduard Ayguadé, Mateo Valero
Venue:In Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, MICRO 34