Modulo Scheduling with Integrated Register Spilling for Clustered VLIW Architectures (2001)

by J Zalamea, J Llosa, E Ayguade, M Valero
Venue:In Proc. of Intl. Symp. on Microarchitecture