Timing analysis of combinational circuits including capacitive coupling and statistical process variation (2000)

by B Choi, D M H Walker
Venue:In Proceedings of the IEEE VLSI Test Symposium