Time-sequenced logic simulation based on circuit delay and selective tracing of active network paths (1965)

by E G ULRICH
Venue:In Proceedings of the 20th ACM National Conference