Verification of an optimized fault-tolerant clock synchronization circuit: A case study exploring the boundary between formal reasoning systems (1996)

by Paul S Miner, Steven D Johnson
Venue:in Designing Correct Circuits, Mary Sheeran and Satnam Singh, Eds., Bastad