Verification of an optimized fault-tolerant clock synchronization circuit: A case study exploring the boundary between formal reasoning systems (1996)

by P S Miner, S D Johnson
Venue:Designing Correct Circuits, Bastad, Sweden. SpringerVerlag Electronic Workshops in Computing