VHDL verification in the State Delta Verification System (SDVS (1991)

by Ivan V Filippenko
Venue:in ACM SIGDA International Workshop on Formal Methods in VLSI Design