Wire Width Planning for Interconnect Performance Optimization” dans (0)

by J Cong, Z Pan
Venue:IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems, Mars