A power optimized 13-b 5 Msamples/s pipelines analog-to-digital converter in 1.2 m CMOS (1996)

by D W Cline, P R Gray
Venue:IEEE J. SolidState Circuits