An accurate worst case timing analysis for RISC processors (1995)

by S-S Lim, Y H Bae, G T Jang, B-D Rhee, S L Min, C Y Park, H Shin, K Park, C S Kim
Venue:IEEE Transactions on Software Engineering