An accurate worst case timing analysis for RISC processors (1995)

by S Lim, Y
Venue:IEEE Transactions on Software Engineering