Symbolic model checking for sequential circuit verification (1994)

by J R Burch, E M Clarke, D E Long, K L McMillan, D L Dill
Venue:IEEE Trans. on CAD of Integrated Circuits and Systems