D.L.: Sequential Circuit Verification using Symbolic Model Checking (1990)

by J R Burch, E M Clarke, K L McMillan, Dill
Venue:In: Proc. DAC