Automatic Verification of Synchronous Circuits Using Symbolic Logic Simulation (1989)

by S Bose, A Fisher
Venue:and Temporal Logic,” IMEC-IFIP International Workshop on Applied Formal Methods For Correct VLSI Design