Utilizing surplus timing for power reduction (0)

by M Hamada, Y Ootaguro, T Kuroda
Venue:Proceedings of the IEEE Custom Integrated Circuits Conference (2001