Results 1 
6 of
6
Design of Hybrid Filter Banks for Analog/Digital Conversion
 IEEE Trans. on Signal Processing
, 1998
"... This paper presents design algorithms for hybrid filter banks (HFB's) for highspeed, highresolution conversion between analog and digital signals. The HFB is an unconventional class of filter bank that employs both analog and digital filters. When used in conjunction with an array of slower s ..."
Abstract

Cited by 23 (2 self)
 Add to MetaCart
(Show Context)
This paper presents design algorithms for hybrid filter banks (HFB's) for highspeed, highresolution conversion between analog and digital signals. The HFB is an unconventional class of filter bank that employs both analog and digital filters. When used in conjunction with an array of slower speed converters, the HFB improves the speed and resolution of the conversion compared with the standard timeinterleaved array conversion technique. The analog and digital filters in the HFB must be designed so that they adequately isolate the channels and do not introduce reconstruction errors that limit the resolution of the system. To design continuoustime analog filters for HFB's, a discretetimetocontinuoustime ("ZtoS") transform is developed to convert a perfect reconstruction (PR) discretetime filter bank into a nearPR HFB; a computationally efficient algorithm based on the fast Fourier transform (FFT) is developed to design the digital filters for HFB's. A twochannel HFB is designed with sixthorder continuoustime analog filters and length 64 FIR digital filters that yield 086 dB average aliasing error. To design discretetime analog filters (e.g., switchedcapacitors or chargecoupled devices) for HFB's, a lossless factorization of a PR discretetime filter bank is used so that reconstruction error is not affected by filter coefficient quantization. A gain normalization technique is developed to maximize the dynamic range in the finiteprecision implementation. A fourchannel HFB is designed with 9bit (integer) filter coefficients. With internal aliasing error is 070 dB, and with the equivalent of 20 bits internal precision, maximum aliasing is 0100 dB. The 9bit filter coefficients degrade the stopband attenuation (compared with unquantized coefficients)...
The impact of combined channel mismatch effects in timeinterleaved ADCs
 IEEE Transactions on Instrumentation and Measurement
, 2005
"... converter (ADC) achieves high sampling rates with the drawback of additional distortions caused by channel mismatches. In this paper, we consider the dependency of the signaltonoiseanddistortion ratio (SINAD) on the combination of several different channel mismatch effects. By using either expli ..."
Abstract

Cited by 22 (12 self)
 Add to MetaCart
(Show Context)
converter (ADC) achieves high sampling rates with the drawback of additional distortions caused by channel mismatches. In this paper, we consider the dependency of the signaltonoiseanddistortion ratio (SINAD) on the combination of several different channel mismatch effects. By using either explicitly given mismatch parameters or given parameter distributions, we derive closedform equations for calculating the explicit or the expected SINAD for an arbitrary number of channels. Furthermore, we extend the explicit SINAD by the impact of timing jitter. We clarify how channel mismatches interact and perform a worst case analysis of the explicit SINAD for individual mismatch errors. We also show that equations describing the expected SINAD of individual mismatch errors are special cases of our general formulation. We indicate how to use the expected SINAD for finding efficient optimization priorities and demonstrate the importance of worst case analyses. Index Terms—Analogtodigital converter (ADC), channel mismatch, error analysis, signaltonoiseanddistortion ratio (SINAD), timeinterleaving, timing jitter.
TimeInterleaved Oversampling A/D Converters: Theory and Practice
 IEEE Trans. Circuits Syst. II
, 1997
"... In this paper, the design procedure and practical issues regarding the realization of timeinterleaved oversampling converters are presented. Using the concept of block digital filtering, it is shown that arbitrary 16 topologies can be converted into corresponding timeinterleaved structures. Prac ..."
Abstract

Cited by 15 (3 self)
 Add to MetaCart
(Show Context)
In this paper, the design procedure and practical issues regarding the realization of timeinterleaved oversampling converters are presented. Using the concept of block digital filtering, it is shown that arbitrary 16 topologies can be converted into corresponding timeinterleaved structures. Practical issues such as finite opamp gain, mismatching, and dc offsets are addressed, analyzed, and practical solutions to overcome some of these problems are discussed. To verify the theoretical results, a discretecomponent prototype of a secondorder timeinterleaved 16 analog/digital (A/D) converter has been implemented and the design details as well as experimental results are presented. Index TermsConverters, timeinterleaved, oversampling. I. INTRODUCTION O VERSAMPLING converters have become a popular technique for data conversion [1]. One reason for their popularity is their outstanding linearity which comes from the fact that they usually exploit a 1b quantizer. Even with a tr...
Modeling, Identification, and Compensation of Channel Mismatch Errors in TimeInterleaved AnalogtoDigital Converters
, 2005
"... Moderne Signalverarbeitungsanwendungen, wie sie in der Nachrichtentechnik und Messtechnik verwendet werden, benötigen sehr schnelle AnalogDigitalUmsetzer (ADU), was durch eine räumlich parallele Anordnung von zeitlich versetzt arbeitenden ADUs (ADUArray) erreicht werden kann. Die zeitliche Versc ..."
Abstract

Cited by 3 (1 self)
 Add to MetaCart
Moderne Signalverarbeitungsanwendungen, wie sie in der Nachrichtentechnik und Messtechnik verwendet werden, benötigen sehr schnelle AnalogDigitalUmsetzer (ADU), was durch eine räumlich parallele Anordnung von zeitlich versetzt arbeitenden ADUs (ADUArray) erreicht werden kann. Die zeitliche Verschiebung ermöglicht, im Vergleich
Research Article Multirate Formulation for Mismatch Sensitivity Analysis of AnalogtoDigital Converters That Utilize Parallel ΣΔModulators
, 2007
"... A general formulation based on multirate filterbank theory for analogtodigital converters using parallel sigmadelta modulators in conjunction with modulation sequences is presented. The timeinterleaved modulators (TIMs), Hadamard modulators (HMs), and frequencyband decomposition modulators (FBDM ..."
Abstract
 Add to MetaCart
(Show Context)
A general formulation based on multirate filterbank theory for analogtodigital converters using parallel sigmadelta modulators in conjunction with modulation sequences is presented. The timeinterleaved modulators (TIMs), Hadamard modulators (HMs), and frequencyband decomposition modulators (FBDMs) can be viewed as special cases of the proposed description. The usefulness of the formulation stems from its ability to analyze a system’s sensitivity to aliasing due to channel mismatch and modulation sequence level errors. Both Nyquistrate and oversampled systems are considered, and it is shown how the matching requirements between channels can be reduced for oversampled systems. The new formulation is useful also for the derivation of new modulation schemes, and an example is given of how it can be used in this context. Copyright © 2008 Anton Blad et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited. 1.
A WideBand 2Path CrossCoupled Sigma Delta ADC
"... Abstract — The performance of a sigmadelta ADC can be increased by increasing one or more of the main three parameters, oversampling ratio, the order of the modulators and the number of bits used. Increasing each of these parameters presents a degree of challenge (i.e., the increase in the oversa ..."
Abstract
 Add to MetaCart
Abstract — The performance of a sigmadelta ADC can be increased by increasing one or more of the main three parameters, oversampling ratio, the order of the modulators and the number of bits used. Increasing each of these parameters presents a degree of challenge (i.e., the increase in the oversampling ratio is limited by the technology and the power consumption requirement). This paper presents a new method to obtain 2nd order noise shaping from two 1st order, time interleaved modulators by applying crosscoupling of quantization noise between the two paths. The proposed sigmadelta ADC is implemented in 90nm CMOS technology. I.