A 2ns cycle, 3,8ns access 512kb CMOS ECL RAM with a fully pipelined architecture (1991)

by Terry Chappell
Venue:IEEE Journal of Solid-State Circuits