A procedure for placement of standard cell VLSI circuits (1985)

by A E Dunlop, B W Kernighan
Venue:In IEEE Transactions on Computer-Aided Design