Results 1 
6 of
6
An Operational Semantics of a Simulator Algorithm
 International Institute for Software Technology, United Nations University
, 2000
"... The semantics of a hardware description language is usually given informally in terms of how a simulator should behave. We give an operational semantics of simple version of Verilog hardware description language. We also outline some techniques of possible formal reasoning based on the operational s ..."
Abstract

Cited by 11 (3 self)
 Add to MetaCart
The semantics of a hardware description language is usually given informally in terms of how a simulator should behave. We give an operational semantics of simple version of Verilog hardware description language. We also outline some techniques of possible formal reasoning based on the operational semantics.
A Complete Fragment of HigherOrder Duration µCalculus
 LNCS 1974, SpringerVerlag
, 2000
"... The paper presents an extension HDC of Higherorder Duration Calculus (HDC,[ZGZ99]) by a polyadic least fixed point () operator and a class of nonlogical symbols with a finite variability restriction on their interpretations, which classifies these symbols as intermediate between rigid symbols and ..."
Abstract

Cited by 5 (3 self)
 Add to MetaCart
The paper presents an extension HDC of Higherorder Duration Calculus (HDC,[ZGZ99]) by a polyadic least fixed point () operator and a class of nonlogical symbols with a finite variability restriction on their interpretations, which classifies these symbols as intermediate between rigid symbols and flexible symbols as known in DC. The operator and the new kind of symbols enable straightforward specification of recursion and data manipulation by HDC. The paper contains a completeness theorem about an extension of the proof system for HDC by axioms about and symbols of finite variability for a class of simple HDC formulas, which extends the original class of simple DC formulas introduced in [DW94]. The new class extends the original one by allowing subformulas of finite variability and existential quantification over both individual and program variables. The completeness theorem is proved by the method of local elimination of the extending operator , which was earlier used for a simil...
Towards an Operational Semantics of Verilog
, 1998
"... We give an operational semantics of simple version of Verilog hardware description language. Gerardo Schneider is a fellow of UNU/IIST, on leave from Catholic University of Pelotas, Brazil, where he is a lecturer. Xu Qiwen is a Research Fellow of UNU/IIST. His research interest is in Formal Techniq ..."
Abstract

Cited by 4 (0 self)
 Add to MetaCart
We give an operational semantics of simple version of Verilog hardware description language. Gerardo Schneider is a fellow of UNU/IIST, on leave from Catholic University of Pelotas, Brazil, where he is a lecturer. Xu Qiwen is a Research Fellow of UNU/IIST. His research interest is in Formal Techniques of Programming, including Theory for Concurrency and Real Time, Verification and Design Calculi. Email: qxu@iist.unu.edu Copyright c fl 1998 by UNU/IIST, Gerardo Schneider and Xu Qiwen Contents i Contents 1 Introduction 1 2 A Subset of Verilog and its Operational Semantics 1 2.1 Procedural Assignment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 2.2 Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 2.3 Wait . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 2.4 Event control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 2.5 Continuous Assignment . . ....
Probabilistic Interval Temporal Logic and Duration Calculus with Infinite Intervals: Complete Proof Systems
 Logical Methods in Computer Science
"... Vol. 3 (3:3) 2007, pp. 1–43 ..."
A Verilog Specification of STARI
, 1998
"... Verilog is a Hardware Description Language used for the design and description of hardware in a behavioral and structural way. It has some interesting features like concurrency, synchronism, shared variables, nonblocking assignments (scheduled assignments), timing controls, infinite computations, z ..."
Abstract
 Add to MetaCart
Verilog is a Hardware Description Language used for the design and description of hardware in a behavioral and structural way. It has some interesting features like concurrency, synchronism, shared variables, nonblocking assignments (scheduled assignments), timing controls, infinite computations, zerotime computations, etc., that makes it an interesting language to study. This report explains some features of Verilog in an informal way through small examples and presents the Verilog code of STARI as a main application. Copyright c fl 1998 by UNU/IIST, Pablo Giambiagi and Gerardo Schneider Contents i Contents 1
Formalising VERILOG: Operational Semantics and Bisimulation
, 2001
"... This report presents an operational semantics for the VERILOG processes using the notations proposed by Plotkin. An advantage of the availability of an operational semantics is the increased understanding and the possibility of formal reasoning that this brings. We define a bisimulation to identify ..."
Abstract
 Add to MetaCart
This report presents an operational semantics for the VERILOG processes using the notations proposed by Plotkin. An advantage of the availability of an operational semantics is the increased understanding and the possibility of formal reasoning that this brings. We define a bisimulation to identify processes of the same behaviour, aiming at providing a sound basis for derivation of the algebraic laws for the VERILOG Hardware Description Language.