Optimal Loop Scheduling for Hiding Memory Latency Based on Two-Level Partitioning and Prefetching (2001)

by Z Wang, T W O’Neil, E H-M Sha
Venue:IEEE Transactions on Signal Processing