An FPGA-based performance evaluation of the AES block cipher candidate algorithm finalists (2001)

by A Elbirt, W Yip, B Chetwynd, C Paar
Venue:in IEEE Transactions on Very Large Scale Integration (VLSI) Systems