A uni ed algorithm for gate sizing and clock skew optimization to minimize sequential circuit area (1993)

by W Chuang, S S Sapatnekar, I N Hajj
Venue:Proc. ICCAD