Instruction issue logic for high performance interruptable pipelined processors (1987)

by G Sohi, S Vajapeyam
Venue:in Proc. 14th Annu. Int. Symp. Comput. Architecture