Buffered steiner tree construction with wire sizing for interconnect layout optimization (1996)

by T Okamoto, J Cong
Venue:In Proceedings IEEE-ACM International Conference on Computer-Aided Design