Rtl verification of timed asynchronous and heterogeneous systems using symbolic model checking (1997)

by V Vakilotojar, P Beerel
Venue:In Design Automation Conference 1997. Proceedings of the ASP-DAC ’97. Asia and South Pacific