Power optimization in VLSI layout: A survey (1997)

by M Pedram, H Vaishnav
Venue:The J. VLSI Signal Process. Syst. Signal, Image, Video Technol