• Documents
  • Authors
  • Tables
  • Other Seers ▼
    RefSeer AckSeer CollabSeer SeerSeer
  • Log in
  • Sign up
  • MetaCart

CiteSeerX logo

Advanced Search Include Citations
Advanced Search Include Citations | Disambiguate

Stack size minimization for embedded real-time system ona-chip", Design Automation for Embedded Systems, volume 7, nos. 1/2 sept 2002 (0)

by Paolo Gai, Giuseppe Lipari, Marco Di Natale
Add To MetaCart

Tools

Sorted by:
Results 1 - 1 of 1

2007-01-1272 Adding Timing Analysis to Functional Design to Predict Implementation Errors

by Paolo Gai, Marco Di Natale, Nicola Serreli, Luigi Palopoli, Alberto Ferrari
"... Copyright © 2007 SAE International The classical V-cycle methodology for the design of embedded automotive systems is typically implemented by a sequence of steps, from a functional specification down to the implementation at the programming level with the support of an RTOS. The validation of the d ..."
Abstract - Add to MetaCart
Copyright © 2007 SAE International The classical V-cycle methodology for the design of embedded automotive systems is typically implemented by a sequence of steps, from a functional specification down to the implementation at the programming level with the support of an RTOS. The validation of the design is a complex task that consists of analyzing and verifying by testing both functional and non-functional requirements. An important subset of non-functional requirements consists of timing constraints. Implementation must be checked against any violation of the latency and schedulability constraints; otherwise the functionality of the entire system could be severely compromised. Unfortunately, even in state-of-the-art
The National Science Foundation
  • About CiteSeerX
  • Submit Documents
  • Privacy Policy
  • Help
  • Data
  • Source
  • Contact Us

Developed at and hosted by The College of Information Sciences and Technology

© 2007-2010 The Pennsylvania State University