An analysis of on-chip interconnection networks for large-scale chip multiprocessors (2010)

by D Sanchez, G Michelogiannakis, C Kozyrakis
Venue:ACM Trans. Archit. Code Optim