Delay and Area Optimization for Discrete Gate Sizes under DoubleSided Timing Constraints (1993)

by W Chuang, S S Sapatnekar, I N Hajj
Venue:Proc. IEEE Custom Integrated Circuits conf