A Unified Algorithm for Gate Sizing and Clock Skew Optimization to Minimize Sequential Circuit Area (1993)

by W Chuang, S S Sapatnekar, I N Hajj
Venue:Proc. Int’l Conf. on Computer-Aided Design