Optimization of high-speed CMOS logic circuits with analytical models for signal delay, chip area, and dynamic power dissipation (1990)

by B Hoppe, G Neuendorf, D Schmitt-Landsiedel, W Specks
Venue:IEEE Trans. Computer-Aided Design