SEU hardening approach for high speed logic (0)

by M P LaMacchia, W O Mathes