An efficient method for large-scale gate sizing (2006)

by S Joshi, S Boyd
Venue:IEEE Transactions on Circuits and Systems