An efficient method for largescale gate sizing (2008)

by S Joshi, S Boyd
Venue:IEEE Trans. on Circuits and Systems I: Regular Papers