Mobile computing as exemplified by the smart phone has become an integral part of our daily lives. The next generation of these deviceswillbedrivenbyprovidinganevenricheruserexperienceand compelling capabilities: higher definition multimedia, 3D graphics, augmented reality, games, and voice interfaces. To address these goals, the core computing capabilities of the smart phone must be scaled. However,theenergy budgets areincreasingatamuchlower rate, requiring fundamental improvements in computing efficiency. SIMD accelerators offer the combination of high performance and low energy consumption through low control and interconnect overhead. However, SIMD accelerators are not a panacea. Many applications lack sufficient vector parallelism to effectively utilize a large number of SIMD lanes. Further, the use of symmetric hardwarelanesleadstolowutilizationandhighstaticpowerdissipation as SIMD width is scaled. To address these inefficiencies, this paper focuses on breaking two traditional rules of SIMD processing: homogeneity andstaticconfiguration. TheLibraaccelerator increases SIMD utility by blurring the divide between vector and instruction parallelism to support efficient execution of a wider range of loops, and it increases hardware utilization through the use of heterogeneous hardware across the SIMD lanes. Experimental results show that the 32-lane Libra outperforms traditional SIMD accelerators byanaverageof1.58xperformanceimprovementduetohigherloop coverage with29 % less energy consumption through heterogeneous hardware. 1.