Statistical gate sizing for timing yield optimization (0)

by D Sinha, N Shenoy, H Zhou
Venue:In Proc. Int. Conf. ComputerAided Design (2005