A two-stage simulated annealing methodology (1995)

by J M Varanelli, J P Cohoon
Venue:In In Proceedings of the 5th Great Lakes Symposium on VLSI, B