BDD Decomposition for Delay Oriented Pass Transistor Logic Synthesis (0)

by Rupesh S Shelar, Sachin S Sapatnekar
Venue:IEEE TRANSACTIONS ON VLSI SYSTEMS