Minimum Energy CMOS Design with Dual Subthreshold Supply and Multiple Logic-Level Gates,” in (2011)

by K Kim, V D Agrawal
Venue:Proc. International Symp. Quality Electronic Design,