Minimum energy cmos design with dual subthreshold supply and multiple logic-level gates (2011)

by K Kim, V D Agrawal
Venue:Proceedings of the 12th International Symposium on Quality Electronic Design