Automatic formal verification of fused-multiply-add FPUs (0)

by C Jacobi, K Weber, V Paruthi, J Baumgartner
Venue:in Design, Automation and Test in Europe, 2005. Proceedings, 2005