A VLSI architecture for high performance, low cost, on-chip learning (1990)

by D Hammerstrom
Venue:Proceedings IEEE International Joint Conference onNeural Networks