A VLSI architecture for High-Performance, Low-Cost, On-chip Learning (1990)

by D Hammerstrom
Venue:In International Joint Conference on Neural Networks