An analytical model for a GPU architecture with memory-level and thread-level parallelism awareness (0)

by S Hong, H Kim
Venue:in Proceedings of the 36th annual international symposium on Computer architecture, ser. ISCA ’09. ACM, 2009