Interconnect performance modeling for 3D integrated circuits with multiple Si layers (1999)

by S J Souri, K C Saraswat
Venue:Int. Interconnect Technology Conf. Proceedings